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Abstract
Low Drop Out (LDO) voltage regulators are commonly used to supply
low-voltage digital circuits such as microprocessor cores. These digital cir-
cuits normally are continuously changing from one mode of operation to
another. Therefore, the load demand can change rapidly resulting in large
voltage transients at the output of the regulator which can adversely affect
the digital circuitry.
In this Master’s Thesis, design topologies and challenges of very low-
power fully integrated On-Chip Low-Dropout (LDO) regulators have been
analyzed. Instead of conventional LDOwhich makes use of a large external
capacitor to have better dynamic response and stability, a CapacitorLess
LDO (CL-LDO) is chosen on considerations of smaller area.
The most challenging part of designing this kind of regulator is achiev-
ing high current efficiency by reducing the quiescent current while ensur-
ing good stability response as well as good regulation performance. Thus,
different circuit techniques must be carefully added in order to balance the
lack of the large external capacitor having the minimum impact on system
efficiency.
This work focuses on designing a fully integrated low-dropout regu-
lator with good dynamic performance, high regulation performance and
ultra-low power consumption. The stability is achieved by the use of two
pole-splitting techniques, namely Cascode and Nested-Miller compensa-
tion. The good dynamic response with low quiescent current are achieved
by the use of an adaptive biasing circuit, a gm-boost circuit and adaptive
power transistor architecture.
KEY WORDS- Low-Dropout, regulator, CL-LDO, capless, Gm-Boost, ultra-low
quiescent LDO.
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1Chapter 1
Introduction
There are two trends that have marked the semiconductor industry and
the consumer electronics in the last years: The reduction of the area of
the projects and the reduction of the power consumption. These two re-
quirements call for silicon integrated electronic systems with increasingly
lower consumption and maximum integration allowing to remove external
components on chips (System-on-Chip paradigm, or SoC). To achieve this,
it is necessary to generate internally different optimized voltage domains
for the different integrated functions with a level of performance and con-
sumption required. Thus, it is becoming more necessary to study in detail
what power converters and voltage converters are required to integrate into
the chip (on-chip) and which to leave outside the chip (off-chip). It is also
indispensable to evaluate for each voltage sub-domain what type of circuit
is required: Linear circuits (linear regulators, linear regulators LDO, with
output device pMOS or nMOS, etc.) or switched circuits (switching capaci-
tor, switching inductor).
Likewise, it is necessary to design a regulation with specific feedback
network based on the output voltage specifications as well as a frequency
compensation method to guarantee its stability.
1.1 Linear Regulator and Switching Regulator
The linear regulator is a DC-DC voltage converter which linearly regulates
the input DC voltage to a lower output DC voltage (Fig.1.1a). As the output
voltage is linearly regulated, it has advantages in aspects of power supply
rejection, output noise and dynamic response, etc. The main drawbacks are
low efficiency and restriction to down conversion.
The power efficiency of linear regulators is greatly affected by changes
in the DC input voltage, since it is inversely proportional to the voltage
drop across the control device. The larger the difference between the input
and the output, the less efficient the regulator. Furthermore, the power loss
increases as a function of the current load. Therefore, for high current load,
linear regulator may not be the suitable candidate for some systems.
Pdissipation = (V in  V out)Iload (1.1)
Usually, if the input voltage is much larger than the regulated output,
a switching regulator is placed before the linear regulator to improve the
overall efficiency. Switching regulators have the ability to boost (step-up)
or buck (step-down) the input voltage to any output voltage as well as they
are capable of operating at efficiencies of over 90 % for a wide range of
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supply voltage. Hence, the voltage drop across the control device can be
reduced, and therefore the efficiency is improved.
(A) (B)
FIGURE 1.1: Linear (a) and switching (b) regulators.
Switching regulators present higher efficiency than linear regulators be-
cause their active devices operate as switches to perform power conversion,
and therefore are not required to operate in active region.
For a switching regulator, there is also a feedback loop to regulate the
output voltage to the desired voltage. Whenever the output voltage is not
the expected, the feedback controller will decide to charge or discharge the
energy store component by modulating the pulse width or frequency [6].
They have important disadvantages that make them useless for some
applications. The dynamic response can be affected by its limited band-
width, the output ripple is large because of the switching activities and
usually the cost is higher due to off-chip components.
Next table 1.1 compares the general characteristics of linear and switch-
ing regulators.
Linear regulator Switching regulator
Function V out < V in V out < V in or V out > V in
Efficiency Low High
Cost Low High
Ripple/Noise Small Large
Dynamic response Fast Slow
TABLE 1.1: Comparison between linear and switching reg-
ulators.
1.2 Motivation
LDO have been one of the most important block in Power Management
Unit. They have been used where a stable voltage supply must be guaran-
teed regardless of any changes in the current load and the input supply. As
the market trend is to reduce the area of both the die and the board as much
as possible, new fabrication processes are appearing reducing the dimen-
sions (nano-scale) which allows the electronic industry demand the same
results but inside a much smaller package. Therefore, output capacitorless
LDOs (CL-LDO) became a very promising research topic.
1.3. Objectives 3
As the SoC products are more and more popular recently, CL-LDO be-
comes indispensable, since the analog circuits must be protected from the
noise generated by the switching of the digital signals.
Low power consumption is a very critical requirement, especially in
portable devices such as smart-phones and tablet PCs, since it determines
the battery life. However, the CL-LDO regulators suffer from trade-off
problem between power consumption and dynamic performance as well
as stability.
1.3 Objectives
The purpose of this thesis is focused on the realization of an ultra-low
power capacitorless LDO that presents frequency stability for a wide range
of load conditions and fast dynamic response. Thus, several techniques of
the State-of-the-Art for this kind of circuit were studied, analyzed and used.
The LDO must be fully integrated on-chip, which means that no exter-
nal capacitor can be used to set the dominant pole and to avoid output volt-
age changes during load current transitions. This makes the design particu-
larly challenging, specially when compared to conventional LDO solutions
with external caps.
The design is implemented in Taiwan Semiconductor Manufacturing
Company (TSMC) 40nm Low Power (LP) CMOS technology. This technol-
ogy offers LVT, HVT, and SVT cells:
• HVT)High Threshold Voltage: It is used in power critical functions.
It offers less power consumption and the switching timing is not op-
timized.
• LHT) Low Threshold Voltage: It is used in speed critical functions.
It causes more power consumption and the switching timing is opti-
mized.
• SHT) Standard Threshold Voltage: It offers trade-off between HVT
and LVT.
Furthermore, this process offers high-resistivity poly resistor and high
density MOM 1 capacitor.
The software used for designing the CL-LDO was Cadence Virtuoso
Custom IC Design. Matlab were also used to obtain some theoretical re-
sults.
The performance characteristics of the CL-LDO are summarized in ta-
ble ??. The specification for current consumption of this circuit at no-load
condition is 900nA. Although this value is variable in a range of 900nA to
90A, it is directly correlated with the load current consumption to ensure
a high power efficiency of the system.
1Metal Oxide Metal (MOM) capacitors are implemented using the parasitic capacitance
between two conductors on a metal layer. Several metal layers are connected in parallel by
vias, forming a vertical metal wall or mesh which increases the capacitance density (capac-
itance per unit area of silicon chip)[1]
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Parameter Symbol Min Typ Max Unit
Supply voltage VIN 1:33 1:4 1:47 V
Output voltage VOUT - 1 - V
Drop-out voltage VDO - 400 - mV
Quiescent current IQ - 900 - nA
Load current IL 0 - 100 mA
Edge time trise=fall 0 300 - ns
Current pulse width ILwidth   20   s
Output capacitor CL - 100 500 pF
Load transient regulation VOUT+VOS  7 - +7 %
Phase margin PM 45 - - 
Gain margin GM 10 - - dB
TABLE 1.2: Performance Characteristics of the CL-LDO.
1.4 Structure of the Work
This thesis is organized in 6 chapters.
• Chapter 2: Low Drop Out (LDO) Voltage Regulator
This chapter presents the conventional LDO, discusses the structure as
well as the general design considerations. It also presents the fully inte-
grated LDO as an improvement.
• Chapter 3: State-of-the-art CapacitorLess LDO
The main published compensation and circuit techniques to improve
the performance concerning capacitorless LDOs are described and com-
pared in this chapter.
• Chapter 4: Circuit techniques for improved CL-LDO performance
In this chapter some of the state-of-the-art techniques are simulated
and analysed in detail. First, a basic CL-LDO with miller compensation
is shown. Then, few circuit techniques are added and analysed one-by-one
to understand how they are affecting the overall performance. Finally, the
chapter ends up with a proposed CL-LDO.
• Chapter 5: Proposed CL-LDO results
The performance evaluations based on detailed simulations of the pro-
posed CL-LDO are presented.
• Chapter 6: Conclusions
Finally, this chapter presents conclusions as well as gives suggestions
for future works.
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Low Drop Out (LDO) Voltage
Regulator
2.1 Conventional LDO topology
Fig. 2.1 shows the architecture of a classical CMOS Low-Drop Out which
is made-up of an error amplifier (EA), a feedback resistor network, a pass
transistor, and a voltage reference. The Error amplifier is responsible of
comparing the reference voltage with the output voltage obtained by the
resistive feedback and also of driving the pass transistor in function of
the comparison result. Assuming the voltage gain of the regulator is large
enough, the output voltage is determined by the ratio of the output resistors
R1 and R2, and by the voltage reference.
VOUT = (1 +
R1
R2
)VREF (2.1)
The pass transistor is a power device which controls the current flowing
to the load. The structure needs to be compensated because it has two low-
frequency poles, which are located at the output of LDO, and the output
of the error amplifier, respectively. In order to source large output current
without having a large voltage drop, the power transistor has to be very
large compared to the internal transistors. Therefore, the equivalent para-
sitic capacitance at the gate of the power transistor is relatively large. Con-
ventional LDOs make use of a large external capacitor to create the dom-
inant pole. Furthermore, it provides an instantaneous charge during fast
load transients [28].
FIGURE 2.1: Typical linear voltage regulator topology.
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2.2 Structure
2.2.1 Pass device
The output stage in linear regulators can be designed with different pos-
sible configurations depending on the circuit performance and power effi-
ciency. One important criterion for the pass device selection is the drop-out
voltage1 from the input to the output voltage.
Fig. 2.2 shows different pass device topologies used in CMOS linear reg-
ulators: nMOS source follower, pMOS common source and native 2 transis-
tor.
(A) (B) (C)
FIGURE 2.2: Pass device structures pMOS (a), nMOS (b),
and native (c)
Generally, for the same size, nMOS transistor has higher current con-
duction ability due to the higher electrons mobility. However, in order to
achieve low drop-out voltage, pMOS are preferred, despite their lower cur-
rent conduction ability. Additionally, its gate voltage is always lower than
the supply voltage.
On the contrary, in nMOS the gate voltage can be higher than the supply
when is designed to operate in low drop-out voltage. Therefore, additional
circuitry which brings more design complexity may be required. However,
nMOS consumes smaller area for the same maximum current and provides
better dynamic performance in large signal as the source node is directly
connected to the output of the regulator. Hence, when the load current
suddenly changes, e.g ILmin to ILmax , V out decreases, and so V gs quickly
increases, thus regulating the pass device to drive ILmax .
On the other hand, pMOS only needs a minimal drop-out voltage of
V dsat in order to be fully saturated, while nMOS is saturated providing
a minimal drop-out voltage V sat + V gs, unless the process offers nMOS
transistors with zero threshold voltage. This type of transistors are called
native or zero-Vt transistors.
TheDC gain is also affected by the pass device architecture. With pMOS,
the overall gain is increased because acts as second stage (common-source),
1The drop-out voltage is defined as the minimum voltage difference between the input
supply VIN and the output voltage VOUT in order to maintain the regulation. It is directly
related to the load current. The maximum drop-out voltage of an LDO is usually in the
range of 200  600mV at full current load condition.
2Native MOSFET is a transistor where the threshold-adjust implant has been blocked
(which requires additional mask). Therefore, they result in very low threshold voltage
(sometimes negative). However, because of the extra dopping mask, the manufacturing
cost is increased [42].
2.2. Structure 7
and therefore better steady-state regulation is achieved, as will be shown
in the following of this Chapter. With nMOS, the DC gain is ideally not af-
fected, since it acts as common-drain, and so the regulator will be easier to
stabilize because the output resistance is much less instead.
2.2.2 Error amplifier
The error amplifier (EA) compares the reference voltage with the feedback
voltage from the output and amplifies the difference. It is responsible of
driving the gate of the pass device to the appropriate operating point to en-
sure that the output is at the correct voltage. As the current load and the
power supply changes, the EA drives the pass device to maintain a constant
output voltage. Therefore, the error amplifier design is crucial to ensure the
driving requirements of the pass device and the performance of the system.
The main specifications for designing the error amplifier mainly are:
• High DC gain to ensure good line and load regulations. 2.3.4.1
• High bandwidth and high output current slew rate for responding to
fast load transitions. 2.3.4.2
• Large output voltage swing for driving the pass devices under the
whole current load and input voltage range.
• The topology is directly related to the overall power-supply rejection
of the regulator. 2.3.1
Trade-off between quiescent current 3 and performance is therefore nec-
essary.
2.2.3 Feedback Network
The feedback network can be realized by a string of diode-connected tran-
sistors or by a resistive network divider.
The use of the resistive network divider seen in Fig.2.3a allows high
accuracy and robustness. First, the bigger the resistors are, the less will be
the manufacturing variations. Second, resistors have less variations in the
change of temperature. The drawback of using resistor is the extremely big
area, especially when a low current consumption is required.
On the other hand, the use of diode-connected feedback network [9] [8]
shown in Fig.2.3b allows an area decrease.
All the bodies of each transistor are connected to their source nodes,
so that all have identical bias conditions. As the same current will flow
through the transistors, the voltage V fb can be easily fixed. For example,
sizing the transistors identically, each transistor will drop the same voltage
V ds (V gs), since ID1 = ID2 . Hence, the voltage will divide evenly V fb =
VOUT =2.
3The quiescent current is the difference between the input and the output current which
does not contribute to the output power [15].
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(A) Re-
sistive
(B) Diode-
connected
FIGURE 2.3: Feedback network topologies.
2.3 Design considerations
A brief introduction of the design considerations for LDO regulators is in-
troduced in this section. The key design considerations mainly are: stability
at very light current loads, power-supply rejection, regulation performance
as well as the efficiency. A special emphasis is made on the trade-off of
these parameters.
2.3.1 Power-Supply Rejection
Power-supply rejection (PSR) is the ability to regulate the output against
low and high-frequency small-signal variations in the power supply. PSR
is highly related to line regulation since both refers to the ability of a LDO
to regulate its output against variations in input supply. The difference is
that line regulation only specifies the DC variations while PSR specifies a
wide range of frequencies.
PSR is defined as the complement of supply injection, either as the re-
ciprocal of supply gain in. The supply gain is referred to the small-signal
variation in output voltage caused by small-signal variations in the input
supply [28].
PSR =
1
in
=
vin
vout
(2.2)
As shown in 2.4 the noise coming from the input supply can couple to
the output through several paths: through the voltage reference, the error
amplifier and the pass deviceMP . The contribution of supply noise coming
from the path 1 (band-gap) usually is negligible. The ripple is minimum if
a high PSR voltage reference is implemented. Otherwise, it can be easily
reduced by adding a low-pass filter to the output of the voltage reference.
Basically, the PSR of the LDO strongly depends on the error amplifier
and the pass devices topologies.
The concept to define the error amplifiers as Type-A and Type-B was
introduced in [21] in order to analyze the PSR of the LDO. This concept is
only valid for DC and low frequencies PSR. For high frequencies, the anal-
ysis are no longer valid, since it does not take into account the parasitics
paths. However, it is useful to gain insight how the error amplifier archi-
tecture can affect the performance of the regulator in terms of PSR.
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FIGURE 2.4: Coupling paths of supply noise to the output
of the LDO.
Fig.2.5 show an example of a Type-A amplifier and the small-signal
model for PSR of Type-A amplifiers. The Type-A consists of an nMOS input
differential pair and a pMOS current mirror load. The model is obtained by
applying an AC signal at the power supply V in and grounding the inputs
of the amplifier V+ and V .
R2 is the channel resistance of transistor M2, and R1 is the equivalent
degenerated resistance, which is approximately equal to gmM1rdsM12Rb,
where resistor Rb represents the current source Ib small signal resistance,
gmM1 , and rdsM1 are the transconductance and the channel resistance of
transistorsM1. Assuming R1  1=gm, the current iR1 can be approximate
to V in=R1.
Next following equation 2.3 shows the derivation of the transfer-function
V outA=V in. Therefore, for Type-A amplifiers, the supply ripple is ideally
transfered to the output.
VOUTA = V in(
R1
R1 +R2
)+iR1(R1==R2)  V in( R1
R1 +R2
)+
V in
R1
(
R1R2
R1 +R2
) = V in
(2.3)
(A) (B) (C)
FIGURE 2.5: Type-A EA and its small-signal translations.
On the other hand, an example of Type-B amplifier and the small-signal
for PSR of Type-B amplifiers are shown in Fig.2.6, respectively. The am-
plifier consists of a pMOS differential input pair and nMOS current-mirror.
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The small-signal is obtained in the same way as Type-A, by applying an AC
signal at the power supply V in and grounding the inputs of the amplifier.
The derivation of the transfer function V outB=V in is as follows:
VOUTB = V in(
R2
R1 +R2
) iR1(R1==R2)  V in( R2
R1 +R2
) V in
R1
(
R1R2
R1 +R2
) = 0
(2.4)
As can be observed, ideally no AC ripple appears at the output. Thus,
the output is isolated from the power supply.
(A) (B) (C)
FIGURE 2.6: Type-B EA and its small-signal translations.
The pass transistor also has an important role in the PSR. For example,
considering nMOS pass transistors, as shown in Fig. 2.7c and 2.7d, the
nMOS will conduct the ripple present at its gate directly to the source; the
output of the regulator. Therefore, to reduce the ripple at the output, it is
crucial to design the error amplifier such that the ripple at the gate of the
nMOS is the minimum possible (Type-B EA). In other words, gate-source
(V gs) should be common-mode with respect to each other.
pMOS pass transistors present the opposite scenario (Fig. 2.7a and 2.7b).
To eliminate the supply ripple at the output, the gate of the pMOS should
present the same ripple (Type-A EA) so that the gate is common-mode with
respect to the source.
(A) pMOS (B) pMOS (C) nMOS (D) nMOS
FIGURE 2.7: Effects of common-mode signals on VOUT .
Next table 2.1 summarizes how PSR is affected depending on what type
of error amplifier (Type-A/B) and pass transistor (nMOS/pMOS) are used.
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Error amplifier Pass device PSR
Type-A pMOS Better
Type-A nMOS Worse
Type-B nMOS Better
Type-B pMOS Worse
TABLE 2.1: PSR depending on error amplifier and pass de-
vice topologies.
2.3.2 Stability
Since the LDO regulator is based on negative feedback, it is very important
to ensure the correct frequency behavior and so guarantee the closed-loop
stability. The locations of the poles and the unity gain bandwidth (UGB)
vary significantly with the load current condition.
FIGURE 2.8: Conventional LDO regulator.
FIGURE 2.9: CL-LDO LDO regulator.
The compensation strategy would change depending on the size of the
output capacitor: In conventional LDO (Fig. 2.8) the dominant pole is lo-
cated at the output node. This is mainly because of the very large external
capacitor and the high output impedance. Furthermore, a non-dominant
pole is located at the gate of the pass device due to the high output impedance
of the error amplifier and the parasitic capacitance Cgs and Cgd of the pass
device. On the other hand, capacitor-less LDO shown in Fig.2.9, has the
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dominant pole and non-dominant pole located at the gate of the pass de-
vice and the output node, respectively.
In both cases, these two low-frequency poles can be very close together.
Therefore, external or internal compensation is required in order to guaran-
tee the stability of both regulators. Usually, conventional LDO makes use
of the equivalent series resistance RESR of the load capacitor to produce a
LHP zero for compensating the phase shift introduced by the non-dominant
pole [31].
As this thesis focusses on capacitor-less LDO regulators, their stability
design considerations are explained in more detail in the following subsec-
tion 2.3.2.1.
2.3.2.1 CL-LDO Stability analysis
For stability analysis of the CL-LDO aswell as for understanding how poles
are moving as a function of the current load, the small-signal model shown
in Fig. 2.10 has been built, where the feedback loop was broken for the
purpose of the analysis.
The compensation capacitor CM is used with the intention of causing
pole-splitting and ensuring the non-dominant pole location at the output
of the regulator. According to Miller effect, the dominant pole (node V1)
is moved to lower frequency and the non-dominant pole (output pole) is
moved to higher frequency [33].
FIGURE 2.10: CL-LDO Small-signal model for stability
analysis.
The nodal analysis can be done as shown below:(
vingm1 + (vout  v1)sCM = v1(sC1 + 1R1 )
 v1gm2 + (v1   vout)sCM = v2(sCL + 1RO )
Where Gm1 and Gm2 are the transconductances of the error amplifier
and the pass device, respectively. R1 and RO are the output resistance of
the EA and pass device. Finally, C1 and CL are the capacitance associated
with each node.
Solving the two equations system, the transfer function from V out to
V in can be expressed as follows:
V out
V in
  
gm1gm2R1RO(1  s CMgm2 )
1 + s(C1 + CMgm2RO)R1 + s2
(C1+CMgm2R0)R1(C1+CL)
gm2
(2.5)
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The second order transfer function has two poles and a single right half
plane (RHP) zero.
p1    1
(C1 + CMpass)R1
(2.6)
p2    gm2
(C1 + CL)
(2.7)
Z1 =
gm2
CM
(2.8)
Wherepass is the gain of the second stage which is equal to the product
gm2RO.
As mentioned already at the beginning of this section, the pole fre-
quency location is dependent on the current load condition. The small-
signal parameters that change in function of the current load are related to
the pass device: gm2 and RO. Fig. 2.11 shows the stability analysis under
FIGURE 2.11: Bode of two-stage CL-LDO using the given
pole/zero expressions in Matlab for light and high current
load conditions.
light (blue) and high (red) current load conditions. The small-signal param-
eters were extracted from Cadence and then introduced inMatlab for better
visualization. As can be observed, when the current load increases, the non-
dominant pole p2 moves to higher frequencies, while p1 barely changes.
Usually, at light load condition, the pass device is in sub-threshold opera-
tion (weak inversion 4). This is because the pass transistor requires large
W=L to drive large current loads.
In medium/high current load, pass transistor is operating in moder-
ate/strong inversion. This change of operation (weak tomoderate or strong)
would move both pole p1 and p2 towards higher frequencies;
While the pass device is in weak inversion, p1 would remain constant,
since the product gm2RO is not ideally changing (see equations 2.9 and
2.11). However, in moderate/strong inversion it is moving in function ofp
ILOAD. Besides, pole p2 in weak inversion is varying in function of ILOAD,
4The weak inversion region or sub-threshold region is the zone where VGS is well below
threshold voltage. The gm=ID ratio is higher compared to moderate/strong inversion.
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while in moderate/strong in a function of
p
ILOAD. Consequently, in the
transition from weak to strong inversion, p2 changes at a faster rate than p1.
The following equations give the transconductances when the transistor
is operating either in weak, or strong inversion inversion:
gmWeak =
ID
nUt
(2.9)
gmStrong =
r
2K
W
L
ID (2.10)
Where Ut is the thermal voltage Ut = kT=q, and the slope factor n =
1 + CD=COX .
The resistance changes at the same rate either in weak, or strong:
R =
1
ID
(2.11)
2.3.3 Efficiency
Efficiency is a very important parameter specially in portable systems since
it determines the life time battery. The power efficiency of a LDO is the rela-
tionship between the output power and the power supply which is defined
by the drop-out voltage, the load current, and the quiescent current. The
relationship is shown in equation 2.12
 =
VOUT ILOAD
VIN (ILOAD + IQ)
(2.12)
Where VIN and VOUT are input and output voltages, respectively. IQ is the
quiescent current and ILOAD the load current.
Two different situations can be identified for the analysis of power ef-
ficiency, one related to small load currents 2.13 and the other to large load
currents 2.14.
Assuming VOUT  VIN , the relation reduces to equation 2.13 for small
load current conditions (ILOAD ##), thus the power efficiency is determined
by the quiescent current itself. For portable devices this parameter is ex-
tremely important since if the current load is very low (Ex. stand-by opera-
tion) the longevity of the battery life will depend exclusively on the quies-
cent current consumed.
LightILoad  ILOAD
ILOAD + IQ
(2.13)
In high load current condition the quiescent current is negligible compared
with load current. Therefore, the efficiency is determined by:
HeavyILoad  VOUT
VIN
(2.14)
2.3.4 Regulating performance
The voltage regulator performance can be divided into steady-state regula-
tion and the dynamic regulation.
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The steady-state regulation is mainly affected by the loop-gain of the
LDO. The dynamic performance is the most challenging parameter of the
LDO, specially for the capacitor-less which goes without the large output
capacitor.
2.3.4.1 Steady-state
The steady-state parameters include the load regulation and the line regu-
lation. They are normally defined for a given LDO regulator, and measure
the capability to regulate the steady-state output voltage for given line and
load steady-state values.
2.3.4.1.1 Load regulation The load regulation is the capability of the reg-
ulator to maintain the output voltage with steady state variations in load
current. It is measured when the output voltage is in steady state. It de-
pends on the LDO output resistanceROL and the LDO open-loop gainROL.
Load regulation =
VOUT
IOUT
=
ROL
1 +AOLROL
(2.15)
Therefore, a load current change is equivalent to the closed loop output
resistance of the regulator thus the higher the DC gain, the better the load
regulation.
2.3.4.1.2 Line regulation Line regulation defines the ratio of the output
variation change in response to a variation in the input voltage after the reg-
ulator has reached the steady state. It depends on the pass device transcon-
ductance, gmp, the LDO output resistance ROL, the LDO open-loop gain
ROL and the feedback gain .
Line regulation =
VOUT
VIN
 gmpROL
AOL
+
1

(
VREF
VIN
) (2.16)
2.3.4.2 Dynamic-state
As themain purpose of this thesis is to improve the transient response of the
capacitor-less LDOs, the next chapters will constantly mention the concepts
presented in the following of this subsection.
The dynamic-state specify the ability of the LDO to regulate the output
voltage during load transient transitions. Responding to a load transient
becomes challenging when the load current steps are very fast. This is com-
mon for digital circuits where clock speeds are high and the circuits have
large logical functionalities. Responding to a current change with a rise and
fall times of several nanoseconds requires a very fast response (bandwidth)
from the regulator which is not achievable for very low quiescent current.
Hence, these current transitions are outside of the time response and the
regulator cannot react to the load change.
Fig. 2.12 illustrates a typical output response to a worst-case load cur-
rent variation, when the load current suddenly transitions from its highest
value to its lower value, and vice versa. The capability of the regulator to
respond to these fast current load transitions will depend on the current-
load, the output capacitor, and the LDO response time. The output voltage
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FIGURE 2.12: Typical transient response to abrupt load cur-
rent changes [29].
variation is given in 2.17.
VOUT =
IMAXtr
COUT
(2.17)
Where IMAX is the maximum output current, COUT is the output capac-
itor and tr is the regulator response time. As seen, VOUT is inversely
proportional to COUT . Conventional LDO topologies make use of a large
capacitor at the output in parallel to the load. The purpose of this large ca-
pacitor is to act like a charge source during fast load current transitions and
so improve the output voltage change of the regulator in addition to its AC
stability [28]. Therefore, they will present better load regulation compared
to capacitor-less LDO regulators.
The response time tr (tr1,tr2) is affected by the closed-loop band-
width and also by the internal slew-rate due to the parasitic capacitors
which cause slewing effects that degrade the regulator’s load response.
tr = tBW + tSR =
2:2
BW
+ Cpass
Vpass
ISR
(2.18)
Where tSR is the slew rate time, 2:2BW is the bandwidth delay time, Cpass is
the parasitic capacitance at the gate of the pass device, and ISR is the current
driving the Cpass. The value of Cpass is mainly due to the gate capacitance
of the pass device since the transistor is designed to have low voltage drop
at maximum load current, i.e., the transistor size can be very large, thus
capacitance CGD and CGS are usually large.
In the case of a positive load current transition (ILOAD suddenly in-
crease), the settling-time (tr3) is dependent on the time required for the
error amplifier to fully discharge the equivalent capacitance Cpass and the
phase-margin of the loop frequency response. Usually the settling-time of
the overshoot (tr4) is larger compared to the undershoot. This is mainly
because when a fast negative load current step occurs, the regulator takes
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some time to react (tr2), and meanwhile the pass device keeps sourc-
ing current which charges the output capacitor CL. Once the regulator
responds, the pass device stop sourcing current. However, as the output
capacitor is charged due to the slowness of the regulator, the output voltage
may not return back to its targeted voltage until it does not fully discharge.
As a consequence, the settling time would depend on the sinking capabili-
ties the regulator has in order to discharge and slew the output capacitor.
The following Chapter 3 is presenting different techniques found dur-
ing the State-Of-The-Art research to improve the dynamic performance of
Capacitor-Less LDO without having too much impact on the area and the
efficiency.
.
Derivation of 2:2BW expression.
The rise time is defined as the time for the output to rise from 10% to
90% of the time step. Using the general step response 2.19 expression
for the specific times t10% to t90%.
V (t) = VOUT (1  e  t ) (2.19)
0:1 = 1  e 
t10%
 (2.20)
0:9 = 1  e 
t90%
 (2.21)
trise = t90%   t10% = 2:2 (2.22)
So, for the output voltage to reach 90 percent of its final value, 2.2
time constants ROUTCOUT must elapse:
tBW = 2:2RC =
2:2
2f 3dB
(2.23)
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Chapter 3
State-Of-The-Art CapacitorLess
LDO
The focus of this thesis focusses on capacitor-less LDO, from now referred
to as CL-LDO’s, so an examination of the recent existing works related to
this field is crucial to better understand their trade-offs.
Removing the large capacitor and replacing it by one smaller (in the
range of few hundreds of picofarad), while having very small quiescent
current as well as ensuring fast transient responses with good regulation
is the most difficult design challenge for CL-LDO. Many researchers have
been developing different techniques and topologies which improve con-
siderably the performance of these LDO’s without having too much impact
on the area and efficiency. Thanks to them it is now possible to use ultra-low
power CL-LDO voltage regulators totally integrated in a System-On-Chip
having the desired results under fast transient variations without stability
degradation.
In this section the most recent techniques to improve the CL-LDO per-
formance are presented. A brief description is also presented for each tech-
nique including their most important trade-offs. This section ends up with
a comparison table between themost recent works to have a better overview
of the State-Of-The-Art.
3.1 Load transient topologies
3.1.1 Capacitive-coupling
The works in [2, 13, 23, 31] overcome the load transient and AC stability
issues by employing an auxiliary fast loop (differentiator) which consists of
a current amplifier in series with a capacitor Cf, as shown in Fig. 3.1. The
Capacitor Cf responds to any output voltage change in the form of current,
then this current is amplified by means of a current amplifier and it is in-
jected to the gate capacitance of the pass device. Therefore, the transient
response is improved. Moreover, the auxiliary loop splits the poles, simi-
larly to [5] [27], improving the AC stability. However, this method requires
extra capacitors and resistors, resulting in an increase in the chip area.
3.1.2 Adaptive Biasing Loop
Adaptive biasing, which increases the bias current according to the magni-
tude of load current is employed in [18, 43, 44]. This loop is used to adjust
3.1. Load transient topologies 19
FIGURE 3.1: Differentiator architecture.
the bias current of the error amplifier according to the load current. There-
fore, the bandwidth and the slew-rate current increases as the current load
increases.
As shown in Fig.3.2, in addition to the small fixed Ibias current, the EA
is also biased with an extra adaptive bias current Iab proportional to the
load current. This auxiliary loop is formed by the current sensing transis-
torMabl1 and a current mirror formed by transistorsMabl2 andMabl3 which
mirrors the small fraction of the load current into the EA. In low load con-
ditions, the extra current injected to the error amplifier is negligible. On the
other hand, at medium and heavy load currents the extra current is signifi-
cant, resulting in an increase of the bandwidth and slew rate of the EA. As
current Iab is a smaller fraction of the current load, the current efficiency is
hardly affected.
 =
VOUT ILOAD
VIN (ILOAD + IBIAS + IAB)
(3.1)
FIGURE 3.2: Adaptive Biasing Loop architecture.
The adaptive biasing current may need extra circuitry in order to accu-
rately control the desired value. The power device MP may enter triode
region 1 for example, in the case the input voltage is reduced to the regu-
lated output voltage V in = V out. As a consequence, the mirrored current
1Triode region, linear region or ohmic region: VGS > VTh and VDS < VGS   VTh. The
amount of current which passes through the MOSFET will strongly depend on drain-source
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may be very high as it is highly dependent on the VDS matching.
In [29] they propose a current replica mirror that ensures that bothMabl1
andMP are in the same region of operation (V gs and V ds for both devices
are equal). The principle is to sense the voltage at the output terminal (drain
of MP ) and force that voltage onto the drain of Mabl1. Therefore, if the
pass device enters triode region, transistor Mabl1 will be forced to operate
in triode region as well.
3.1.3 High Slew-Rate Error Amplifier
Architectures in [3, 14, 38, 39] are using a current-mode error amplifier
instead of a voltage-mode to improve the transient response. It is based
on a Class-AB current-mode transconductance amplifier (CTA) to sink and
source more current for discharging and charging the gate capacitance of
the pass device during a load transient transition. When an error between
the voltage reference and the output voltage is sensed, the CTA generates a
current in order to sink or source the gate capacitance of the pass device.
However, there is an important trade-off between AC stability and slew
rate; in order to maintain the stability at light load, the size of the transistors
driving the pass device is relatively small, and could not sink or source the
expected current to push up or pull down the gate voltage of pass device
immediately. Hence, the large overshoot and undershoot may not meet the
specification in some applications.
FIGURE 3.3: High Slew-Rate Error Amplifier architecture.
3.1.4 Push-Pull composite power transistor
The work in [11] uses a push-pull composite power transistor to enhance
the slew-rate limitation at the gate of the power transistorMP1. In addition,
the non-dominant poles are pushed to higher frequencies, ensuring the sta-
bility. During a load current transition the push-pull structure will provide
extra dynamic current at the gate of the pass device.
voltage. The transistor operates like a resistor, controlled by the gate voltage relative to both
the source and drain voltages. The drain current can be modeled as: ID = COX WL ((VGS  
VTH)VDS   V
2
DS
2
)
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It works in a similar way than the High Slew-Rate EA topology. When
an undershoot appears at the output due to a sudden increase in the load
current, VOUT drops quickly, this drop is then sensed by the EA. This drop
will force the transistorsM2 andM5 to be in off and on, respectively. There-
fore, the gate of the pass deviceMP1 is discharged byM5, allowing the pass
device to conduct the current load. On the other hand, during an output
overshoot transition, transistors M2 and M5 will turn on and off, respec-
tively. Hence,M2 injects current to the gate of the pass device, causing the
pass device to turn-off to decrease the current load. However, it consumes
high quiescent current in order to guarantee the stability.
FIGURE 3.4: Push-Pull composite power transistor architec-
ture [11].
3.1.5 Adaptive Power Transistor
Adaptive power transistor is a circuit technique that allows the regulator
transforms itself from two stage to three stage and vice versa depending
on the current load. At light load the regulator is working in two stage
mode, both the second stage and main power transistorMP2 are turned off
and the small sub-power transistorMP1 acts as a pass device. As load cur-
rent increases, MP2 is turned on by the second stage which is also acting
as a current comparator, and starts to deliver IL to output, then the regu-
lator transforms to three stage form. As a result, the gain of the CL-LDO
is increased, and so the load and line regulation are improved, see equa-
tions 2.15 and 2.16. Conclusively, moving between two and three stage as a
function of the current load allows improving the load and line regulation
without stability problems. Furthermore, the area of sub-power transistor
MP1 may be much less compared to the main power transistorMP2, since
it is designed to drive light current loads instead. Therefore, the equivalent
gate capacitance at the gate of the pass deviceMP1 is greatly reduced, and
so the regulator’s time response is much less for driving the pass device
MP1.
This thesis is based on this circuit technique which is presented in [9].
Therefore, it will be explained in more detail in the next following Chapter
4 and 5.
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FIGURE 3.5: Adaptive Power Transistor architecture.
3.2 Compensation techniques
3.2.1 Q-Reduction
When removing the large external capacitor andmaintaining the low power
requirements, the non-dominant poles suffer changes thus producing high
quality factor (Q) and non-dominant poles locations closer to the GBW.
The works in [32][44] use the Q-reduction architecture. This technique
is used to generate non-dominant complex poles that are not directly corre-
lated to the output load.
The structure is composed of three stages; a differential stage, a non-
inverting gain stage and the pass device, respectively. Furthermore, it uses
a Miller compensation capacitor Cm1 to have pole-splitting effect.
The current buffer in the first stage formed by transistors M3 and M4
together with the capacitor Ccf generate a feed-forward path between the
output of the first stage and the output of the second stage that allows re-
ducing the Q value of the non-dominant poles. Then, the quality factor will
highly depend on the value of Ccf and the transconductance, the input re-
sistance, and the input capacitance of the current buffer, making it easier to
achieve lower Q-factor.
FIGURE 3.6: Q-reduction architecture [32].
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3.3 Comparison of recent works
The next table 3.1 summarizes the state-of-the-art of the most recent works
based on CL-LDO’s to give a better overview of the characteristics and
trade-offs of each work. It also includes two figures of merit (FOM) [41]
for each work to have a better comparison between them.
FOM1 is used for emphasizing the importance of the recovery time. It
evaluates the effect of the quiescent current to the load transient response.
FOM1 = TR
IQ
IMAX
=
V outCoutIQ
I2MAX
[s] (3.2)
WhereV out is the highest voltage spike due to a load transition, IMAX
is the maximum output load current, IQ is the quiescent current, and TR is
the response time, given as:
TR =
CoutV out
IMAX
(3.3)
FOM2 is used for emphasizing the importance of the load transient
V out.
FOM2 = K
V outIQ
IMAX
[V ] (3.4)
WhereK is the edge rise/fall time defined by
K =
t used in the measurement
the smallest t among designs for comparison
(3.5)
Note that a lower FOM implies a better overall performance. Lower
FOM is achieved when the load capacitance, the quiescent current, the
highest voltage spike and the edge time are lows, while supplying high
currents load.
As seen in next Table 3.1 the works that make use of latest CMOS tech-
nologies present the better performance. This is mainly because the reduc-
tion of the dimensions of transistors leads to parasitic capacitance decrease,
specially for the equivalent capacitance at the gate of the pass device which
strongly affects the dynamic performance.
The work in [9] (Adaptive power transistor technique), presents the bet-
ter load transient response (FOM1, FOM2) in much difference, even com-
pared to [11] which is using the same technology 65nm.
Works [10] [38] have the faster settling-time tsettle. However, they need
minimum current load ILOADmin to ensure the stability, as well as they have
large output variations under load current transitions. The other works
have very large quiescent current between 20A and 30A which are not
suitable for ultra-low power applications.
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Chapter 4
Circuit techniques for
improved CL-LDO
performance
This chapter will analyze the performance improvement provided by dif-
ferent circuit techniques, when implemented in a state-of-the-art 40nmmi-
croelectronic technology. The study will begin with a basic CL-LDO design.
Then, circuit techniques will be added and compared one-by-one to under-
stand how they are affecting the performance of the system. The circuit
techniques that will be analyzed are:
• Cascode compensation
• Adaptive biasing loop
• Adaptive power transistor
• Capacitive-coupling
• Gm-Boost
In each topology the load transient response is evaluated, when the out-
put current switches between 0 to 100mA and vice versa within 300-ns edge
time (i.e., the rise and fall time taken for the change of IL). The regulated
output voltage, the quiescent current and load capacitorCload used for com-
parison are: 1V , 900nA, and 100pF , respectively. Furthermore, in order to
minimize the parasitic capacitance as much as possible, the transistors used
for the design are thin gate oxide. Finally, the input voltage is 1:8V , this is
because the first topologies do not respond pretty well to load current tran-
sitions and with a high input voltage it can be seen how far the output
voltage can get.
4.1 Basic CL-LDO architecture Miller compensation
Next Fig. 4.1 illustrates the architecture of the proposed basic CL-LDO. It
consists of a nMOS differential pair as error amplifier, a pMOS pass device,
and a resistive feedback network.
The regulator is being stabilized by using Miller compensation, compris-
ing a local capacitor CM . The stability analysis is the same as that already
presented in Chapter 2.
In addition, the capacitor CM may reduce the time response of the LDO,
as it creates a path between the output and the gate of the pass device Vpass
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FIGURE 4.1: Schematic view of basic CL-LDO: Miller com-
pensation.
(in a similar way to 3.1.1), sensing any change in voltage difference between
these two nodes, and generating a proportional current to the change in the
output voltage:
ICM = CM
d(Vpass   VOUT )
dt
(4.1)
This current is bi-directional, responding to a positive or negative change
in output voltage.
While this CM has the positive effect of adding a fast path between the
output and the gate of the pass device, it also increases the equivalent ca-
pacitance Cpass due to the Miller effect. Therefore, the addition of CM
produces the complementary effects of higher slew-rate current and higher
parasitic capacitance Cpass. In addition, higher values of CM may reduce
the gain-bandwidth, since it is inversely proportional to CM :
GBW = gm1=CM (4.2)
Note that the fast path benefit described before will be irrelevant if the bias
current of the error amplifier is large enough to provide driving currents
much larger than those across CM . But in that situation, the increased
Cpass capacitance because of theMiller effect and the decreased bandwidth
will persist, thus degrading the time response of the error amplifier.
Next Fig. 4.2 shows the load transient response obtained for different
values of CM . Clearly, the large output voltage spikes are unacceptable.
The output voltage approaches zero volts and VDD for any value of CM .
Fig. 4.3 shows a zoomed-in view of the undershoot transition, the current
ICM , the EA slew-rate current (drain ofM2), and the load current transition,
respectively. Note that the increase in CM affects not only the magnitude
of the undershoot but also the settling-time. The reduction in magnitude is
due to the higher current spike (ICM ) injected at the gate of the pass device
that discharges the equivalent capacitance Cpass until the output voltage
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FIGURE 4.2: Dynamic response: CM = 500fF (dotted-red),
2pF (black), and 10pF (dashed-yellow).
stops lowering, at this moment, the injected current will rapidly decrease
down to zero (Eq. 4.1). On the other hand, the larger the gate capacitance
(Cpass proportional to CM because of Miller effect) the larger the propaga-
tion delay will be (settling-time).
FIGURE 4.3: Undershoot transition: CM = 500fF (dotted-
red), 2pF (black), and 10pF (dashed-yellow).
The settling-time of the overshoot transition is barely affected by the
variation in capacitor CM . As already commented in 2.3.4.2, the settling-
time will depend on the sinking capabilities the regulator has in order to
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discharge and slew the output capacitor. In this particular case, the only
path to discharge it is through the feedback networkwhich consumes 250nA
of quiescent current. The following Fig. 4.4 compares the settling-time
for different values of quiescent current in the resistive feedback network;
250nA and 1A. The figure also includes the charging/discharging current
of the output capacitor CL for better visualization. As expected, the output
capacitor discharges faster when the regulator has more sinking capabili-
ties.
FIGURE 4.4: Overshoot settling-time comparison (2pF) with
250nA (black) and 1A (dotted-blue) discharging current.
4.2 Cascode compensation
One solution that improves the trade-offs described for the Miller compen-
sation is to add a series current buffer. A simple way to implement the
current buffer is by using a cascode stage (telescopic amplifier), as seen in
Figure 4.5, where transistorM5 acts as a common-gate. Telescopic architec-
ture is preferred instead of Folded Cascode, since it requires less quiescent
current for the same EA slew-rate current. However it may not be useful
for some low power applications, due to higher overhead voltage. It can
be compared with the architecture presented in section 3.1.1, but here the
current buffer is embedded into the error amplifier. Unlike Miller com-
pensation, the compensation capacitor is isolated from the gate of the pass
device Vpass by means of the current buffer. In consequence, the equivalent
capacitance Cpass is ideally not affected by CC . Furthermore, as shown in
the small-signal analysis below , it provides more pole-splitting and better
stability response compared to Miller compensation, since it creates a LHP
zero instead of a RHP.
Same aswithMiller compensation, the compensation capacitorCC senses
any change in voltage difference between VOUT and VC , generating a pro-
portional current to the change in the output voltage.
ICC = CC
d(VC   VOUT )
dt
(4.3)
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FIGURE 4.5: Schematic view of cascode compensation.
However, due to the current buffer, this current is unidirectional, respond-
ing only to a negative output voltage.
During a negative output voltage, the current ICC will attempt to decrease
the voltage VC (negative feedback). By lowering the input impedanceZinbuffer,
more current will be required to decrease VC , thus the current ICC will fur-
ther increase. The input impedance of the current buffer may be lowered
by increasing the transcondutance gm5:
Zinbuffer  1
gm5
(4.4)
FIGURE 4.6: Dynamic response comparison: Miller (dotted-
black) and Cascode (red) compensation.
Conclusively, as seen in Fig. 4.6, cascode compensation yields approxi-
mately a 2.5x reduction in undershoot due to the path between the output
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and the gate of the pass device Vpass created by the compensation capacitor
CC and the current bufferM5. However, compared to Miller compensation,
it gives worse overshoot because of the unidirectional path, which may not
provide current to increase Vpass.
Fig. 4.7 shows a zoomed-in view of the cascode compensation under-
shoot transition, the ICC current, the ratio VC=Vpass, and the load current
ILOAD. The figure includes an additional plot (dashed-blue) for compari-
son, which is the simulation result of adding 500fF at the gate of the pass
device with the purpose of reducing the time response of the regulator. It
can be noted that a few nanoseconds after the start of the load transition, the
output voltage stops decreasing (Point A). This is because the high current
ICC lowers the gate of the pass device Vpass such that it is able to drive the
load current. Then, ICC will immediately begin to fall down to zero (point
B) and consequence V outwill drop (ILOAD still increasing) at a slower rate.
During that period, the settling-time will mainly depend on the EA slew-
rate current (bias current), since the current across ICC has been highly re-
duced due to the slower rate of change of V out. In addition, if the capac-
itance Cpass were higher (dashed-blue), the error amplifier would require
more slew-rate current in order to lower the gate of the pass device. As
a result, the output voltage could decrease below the “first undershoot”
(point A), given higher undershoot. In this particular case, adding 500fF
at Vpass, it decreases approximately 100mV after the point A2.
FIGURE 4.7: Undershoot transition, ICC , VC=Vpass, and
ILOAD., w/ (dashed-blue) and w/o (black) +500fF at Vpass.
Next Fig. 4.8 illustrates the undershoot transition of the previous figure.
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FIGURE 4.8: Zoomed-in view of the undershoot transition
w/ (dashed-blue) and w/o (black) +500fF at Vpass.
4.2.1 Small-signal AC analysis: Two stage
The cascode compensation small-signal model is shown in Fig. 4.9. Note
that it is a simplified model, since it does not include the path that links
both V1 (Vpass) and Vout. As seen in the schematic in Fig. 4.5, the internal
node VC connects both CC and gm1. This path could create a RHP zero
[33]; however, its frequency location usually is far away from the GBW ,
and does not affect the stability response.
FIGURE 4.9: Two-stage cascode compensation small signal
modeling.
8><>:
vingm1 + vCgmc = v1(sC1 +
1
R1
)
 v1gm2 + (vC   vout)sCC = vout(sCload + 1Rout )
(vout   vC)sCC = vCgmc
Where R1, Rout and 1=gmc are the output resistance of the error amplifier,
the equivalent output resistance of the regulator and the input impedance
of the current buffer, respectively. gmc is the transconductance of the tran-
sistor M5, C1 is the equivalent capacitance at the gate of the pass device
(Cpass), and CC is the compensation capacitor.
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Solving the three equations system, the transfer function from V out to
V in can be expressed as follows:
V out
V in
=  
DC(1 + s
CC
gmc
)
(1 + sp1 )(1 + s
CCCload
gmc
+CloadC1R1+CCC1R1
Cload+CCgm2R1
+ s2 CloadCCC1R1gmc(Cload+CCgm2R1 )
(4.5)
WhereDC is the low frequency gain and  is the feedback factor. They
are given as:
DC = gm1gm2R1Rout (4.6)
 =
Rf2
Rf1 +Rf2
(4.7)
The third order transfer function has three poles and a left half plane
zero. They can be expressed as follows:
p1 =   1
CloadRout + CCgm2RoutR1
(4.8)
p2 =   Cload + CCgm2R1CCCload
gmc
+ CloadC1R1 + CCC1R1
(4.9)
p3 =  CloadCC + gmc(CloadC1R1 + CCC1R1)
CloadCCC1R1
(4.10)
z1 =  gmc
CC
(4.11)
GBW is the gain-bandwidth which is given as:
GBW = p1DC =
gm2gm1R1
Cload + CCgm2R1
(4.12)
Furthermore, when the non-dominant poles p2 and p3 are close together,
they form a conjugate pole pair. Therefore, their location is given as:
jp2;3j =  
s
gmc(Cload + CCgm2R1)
CloadCCC1R1
(4.13)
and the Quality factor (Q) is given as:
Q =
s
(Cload + CCgm2R1)CloadCCC1R1
gmc(CloadC1R1 + CCC1R1 + CCCload)2
(4.14)
Cascode compensation is also used in some CL-LDO works [9] [2]. How-
ever, the pole equations they are proposing are oversimplified and on occa-
sions, specially in low load current conditions, may not meet the real pole
locations.
The simplified equations given by [9] [2] are as follow:
p1 =   1
CCgm2RoutR1
p2 =  CCgm2
CloadC1
(4.15)
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p3 =  gmc
CC
z1 =  gmc
CC
GBW =
gm1
CC
(4.16)
Q = CC
r
gm2
CloadC1gmc
jp2;3j = gmcgm2
CloadC1
(4.17)
These equations would match the proposed, as long as the following
conditions are met:
CCgm2R1  Cload (4.18)
Cload  CC (4.19)
gmcC1R1  CC (4.20)
4.19 is a typical condition given in two-stage compensated amplifiers
[33].
The next study will show a comparison between both analysis (pro-
posed and simplified) under small load current condition. Both calcula-
tions and simulation results are given in order to verify the expressions.
Small load current condition stability analysis comparison.
The parameters used for this comparisonwere extracted from the steady-
state simulation of the transistor level circuit:
Parameters
gm1 1:35S
gm2 4:1S
gmc 2:2S
CC 1:5pF
C1 90fF
Cload 100pF
Rout 1:7M

 0:5
Iload 150nA
TABLE 4.1: Two-stage cascode compensation parameters:
Small load current condition.
Table 4.2, compares the proposed equations with the simplified equa-
tions for different values of R1. Note that when R1 gets larger, the differ-
ence between both equations decreases. The resistance R1 = 250M is only
used for comparison purpose to see that for very high values of R1, both
expressions give the same result.
At low load current and using a large output capacitor, the simplified
equations are no longer valid, unless ensuring high R1, since gm2 and gmc
are very small (Conditions 4.18 and 4.20).
Fig. 4.10 shows the simulated stability response. It can be observed that
the proposed equations give better accuracy of the pole location compared
with the simplified equations.
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R1[M
] p1[Hz] jp2;3j Q z1[Hz] GBW [Hz]
Propsed
eq.
5 716 329k 1:4 233k 16:8k
10 579 258k 1:1 233k 27k
25 369 205k 0:8 233k 43k
250 57 164k 0:7 233k 67k
[9] eq.
5 3k 159k 0:7 233k 71:6k
10 1:5k 159k 0:7 233k 71:6k
25 609 159k 0:7 233k 71:6k
250 60 159k 0:7 233k 71:6k
TABLE 4.2: Comparison table varying R1; proposed equa-
tions, and simplified equations.
FIGURE 4.10: Stability analysis: R1 = 5M , R1 = 10M , and
R1 = 25M .
The same procedure is performed but this time varying Cload with the
resistance R1 fixed to 250M
. The results are given in two tables (4.3, 4.4),
since the complex poles become real for high values of Cload. Therefore, the
frequency location of p2 and p3 are given instead.
Cload p1[Hz] jp2;3j Q z1[Hz] GBW [Hz]
Propsed
eq.
1pF 61 1:6M 2:7 233k 71:6k
100pF 57 164k 0:7 233k 67k
[9] eq. 1pF 61 1:6M 6:8 233k 71:6k
100pF 60 159k 0:7 233k 71:6k
TABLE 4.3: Comparison table varying Cload; proposed
equations, and simplified equations. Q-factor > 0.5.
As seen, both expressions give the same pole location. However, the
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Q-factor for Cload = 1pF differs greatly between both equations. This is
because condition 4.19 is not met.
FIGURE 4.11: Low load current stability analysis: Cload =
1pF and Cload = 100pF .
As Cload increases, Q-factor decreases. By definition, for Q < 0:5, the
complex poles split into real poles. Hence, next table is showing the fre-
quencies for p2 and p3. It can be observed that for the proposed equations,
p1 and GBW move to lower frequencies as Cload increases, since condition
4.18 is not met.
Cload p1[Hz] p2[Hz] p3[Hz] z1[Hz] GBW [Hz] Q
Propsed
eq.
500pF 46 27:9k 233k 233k 54k 0:35
1nF 37 17:4k 233k 233k 43k 0:27
[9] eq.
500pF 61 21:7k 233k 233k 71:6k 0:35
1nF 61 11k 233k 233k 71:6k 0:21
TABLE 4.4: Comparison table varying Cload; proposed
equations, and simplified equations. Q-factor < 0.5.
Note that the calculatedGBW differs slightly from the simulation shown
in Fig. 4.12. This is because p2 is located before 0dB and the GBW expres-
sion (4.12) assumes the non-dominant poles are located after 0dB.
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FIGURE 4.12: Low load current stability analysis: Cload =
500pF and Cload = 1nF .
4.3 Adaptive biasing loop (ABL)
The basics of this circuit technique has been already introduced in Chapter
3. In this section the adaptive-biasing loop is analyzed to understand how
is affecting the transient response and the stability of the CL-LDO. As seen
in next Fig. 4.13, the adaptive biasing loop is formed by transistors Mabl1,
Mabl2 andMabl3. The current mirror ratio (1:N) is of the order of 1:500.
FIGURE 4.13: Schematic view of CL-LDO: Cascode com-
pensation with Adaptive-Biasing Loop.
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4.3.1 Dynamic response
Fig. 4.14 presents the dynamic response compared with the previous archi-
tectures. The adaptive-biasing loop will be analysed in two cases, with a
current-load step from maximum to zero current and vice versa.
FIGURE 4.14: Dynamic response comparison: Miller
(dashed-red), Cascode (dotted-black), Cascode+ABL (blue).
Full-load to no-load current step
At the beginning of the transition, when the load current IL is high, the
ABL is biasing extra current into the error amplifier, increasing the band-
width and the slew-rate current. Hence, the error amplifier has more capa-
bilities to respond to fast variations of the load current.
The time response of the adaptive biasing loop has to be slow enough to
not instantaneously respond to a load current change, otherwise the over-
shoot would not be improved, because the bandwidth and the slew-rate
current of the error amplifier would immediately decrease during the tran-
sition. The fact of sensing the current at the gate of the pass device rather
directly at the output allows increasing the time response of the adaptive
biasing loop, since the current given by the ABL will not start decreasing
until the gate of the pass device starts to increase. Hence, when IL rapidly
decreases, the bandwidth and the EA slew-rate current will take longer to
decrease (ABL keeps sourcing extra current). As a result of this, the over-
shoot and the settling-time are highly reduced.
No-load to full-load current step
In this case, at the beginning of the transition (no-load condition), the
ABL is not mirroring extra current into the error amplifier, since the load
current is zero. Hence, the bandwidth and the slew-rate current of the error
amplifier are minimum. However, as mentioned previously, the path be-
tween the output and Vpass created by the compensation capacitor CC and
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the current bufferM5 will provide an instantaneous current proportional to
the output voltage change:
ICC = CC
d(VC   VOUT )
dt
(4.21)
Therefore, the gate capacitance will be discharged mainly thanks to the fast
path.
In this architecture, the ABL may not contribute to the reduction of the
undershoot, since even for an instantaneous current injected into the cur-
rent bias of the error amplifier at the start of the load transition (during the
undershoot transition), the reduction of voltage VC will attempt to decrease
the effective current ICC , thus balancing the positive effect of the compen-
sation capacitor. However, as can be observed in Fig. 4.15 below, the use
of the ABL highly improves the settling-time as well as prevents the de-
crease of the output after the point A (when ICC stops injecting current, as
previously seen in Fig. 4.7).
FIGURE 4.15: Zoomed-in view of the undershoot transition:
w/ (blue) and w/o (dotted-red) ABL.
4.3.2 Design considerations
Special attention needs to be made when designing the adaptive biasing
loop as it may affect the overall stability of the LDO. The ABL is a posi-
tive feedback loop, which can cause sustained oscillations and difficult-to-
reverse latched events [28]. It is said that the positive feedback loop is stable
if the magnitude of the loop gain is less than 0 dB at all frequencies. There-
fore, even when a signal is injected into the loop, the signal fed back is not
strong enough. When the positive feedback is stable it does not effect the
overall stability of the regulator.
The magnitude of the ABL loop gain would depend on the imbalance
of the signal paths. As can be seen in figure 4.16a below, at low-frequencies,
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there are two signal paths (red and blue) for the ABL. If transistors are per-
fectly matched, the LDO output should not be affected by the ABL varia-
tions, since they are (ideally) canceled. However, if there is any parasitic
pole in the signal transfer paths, the signal could not be canceled at high
frequencies. Therefore, the loop gain magnitude could exceeds 0 dB.
The compensation capacitor CC highly affects the loop gain magnitude
of the ABL at high-frequencies, as the signal is splitted through the compen-
sation capacitor CC (Fig. 4.16b). One way to make sure the regulator keeps
stable even when the magnitude of the ABL exceed 0 dB, is by injecting a
large signal step into the positive loop and see how the regulator responds.
If the LDO regulates the output voltage fast and without any oscillations
that means the main-feedback loop (negative feedback) predominate over
the positive feedback. Otherwise, the output would oscillate or even would
latch to VDD.
(A) Low-frequency path
(B) High frequency path
FIGURE 4.16: Adaptive biasing loop AC signal paths.
Fig. 4.17 shows how the regulator responds to a large current step (0
to 30A within 1-ns edge time) injected at Vpass under light and full-load
conditions with the compensation capacitor fixed to CC = 3pF in order to
verify the positive feedback does not predominates over the negative feed-
back and causes oscillations and latched events. As can be observed, at
full-load condition (blue) the output is regulated back to the target volt-
age without ringing and good settling-time. During light load condition
(dotted-red), the CL-LDO takes longer to regulate the output because there
is no extra current biasing the error amplifier, but there are no oscillations.
The figure also shows how Vpass is moving due to the injected current step.
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Conclusively, the positive feedback is not affecting the overall stability of
the CL-LDO.
FIGURE 4.17: Step response light (dotted-red) and full-load
(blue) conditions.
Next Fig. 4.18 shows the loop gain of the positive feedback for different
values of CC . Note that as the compensation capacitor CC increases, the
loop-gain also increases due to the imbalance of the signal paths whichmay
result in a risk to stability.
FIGURE 4.18: Adaptive biasing loop gain for CC = 0
(dashed-green), 500fF (blue),and 3pF (dotted-red).
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4.3.3 Effect of pole/zero location on the transient response
In order to examine the movement of the poles and zeros as a function
of a load current transition, Cadence was first used to extract the small-
signal parameters as a function of time. Then, these parameters were used
in Matlab with the pole/zero expressions shown previously in the small-
signal analysis of cascode compensation 4.2.1.
This study was done during the undershoot transition, as seen in Fig.
4.19. The load conditions used in this analysis are the same as commented
at the beginning of this Chapter with CC = 1:5pF .
(A) Vout (B) Iload
FIGURE 4.19: Undershoot curve (a) during the first 14ns of
the load current transition (b).
The small-signal parameters extracted from Cadence are as follows:
(A) gm2 (B) gmc
(C) R1 (D) R2
FIGURE 4.20: Small-signal parameters during undershoot
curve of Fig. 4.19.
Note that R2 decreases at a faster rate than gm2 increases, since R2 is
a function of IL while gm2 is a function of
p
IL. gmc increases due to the
adaptive biasing loop. These parameters were used with the proposed and
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simplified expressions given in the small-signal analysis of two-stage cas-
code compensation in Section 4.4.2 in order to also have a comparison of
how vary between them:
(A) p1 (B) jp2;3j
(C) Q-factor (D) z1
(E) loopgain (F) GBW
FIGURE 4.21: Pole/zero placement during undershoot
transition. Proposed equations (blue), Simplified equations
(dotted-green).
The nature of the pole/zero placement is highly dependent on the load
current, as illustrated in Fig. 4.21. During the undershoot transition, the
conjugate pole pair jp2;3j is moved to higher frequencies, and pole p1 barely
changes. The quality factor Q greatly increases, since gm2 rises faster than
gmc (equation 4.14). Note that at the beginning of the transition, the pro-
posed equations [4.6-4.13] does not match the simplified equations [4.15-
4.17] for p1 andGBW . This is because gm2 is such small that does not meet
the condition 4.18.
Fig. 4.22 shows the bode at the beginning (green) as well as at the end
(blue) of the transition. The high Q-factor at the end of the transition does
not degrade the stability of the system, since the complex pole is placed
well below 0 dB. The pole/zero behavior is also shown in a Pole-Zero Map
(Fig. 4.23). When gm2 is low, the complex poles have relatively low Q-
factor as well as they are located at relatively low frequencies (from 1 to 2).
As gm2 increases, Q-factor and the fundamental frequency increase (from
2 to 3). After the maximum undershoot peak (point 3), the complex poles
frequency decreases but Q-factor keep increasing.
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FIGURE 4.22: Bode plot at the beginning of transition
(green) and at end of transition (blue).
FIGURE 4.23: Pole/Zero Map during undershoot transi-
tion.
In conclusion, the stability of the regulator is ensured during the under-
shoot transition, since the poles are well shifted between them and the large
Q-factors occurs only when the conjugate pair is far below 0 dB.
4.4 Adaptive power transistor (APT)
Adaptive power transistor [9] was already introduced in Chapter 3. Next
Fig. 4.24 shows the CL-LDO architecture which includes the blocks neces-
sary to implement the techniques described in previous sections:
• Frequency Compensation 1) Cascode compensation
• Feedback Network) Feedback resistors R1 and R2
• Error amplifier) Telescopic amplifier.
44 Chapter 4. Circuit techniques for improved CL-LDO performance
• Sub Power transistorMP1 pass device
• Ibias ) Adaptive-Biasing Loop
Besides those, the Adaptive Power Transistor technique requires the addi-
tion of an extra stage an power device. In addition, a frequency compensa-
tion is proposed to improve the stability response.
• 2n Stage) Non-inverting stage, also works as a current comparator.
• Main power transistor MP2 pass device) Much larger (more area)
thanMP1, since it is designed to drive high load current instead.
• Frequency Compensation 2 ) It allows extending the range of load
capacitanceCLwithout degrading the stability. The small-signal anal-
ysis and their trade-off are presented later in this section.
FIGURE 4.24: Structure of the CL-LDO.
Depending on the load current condition, the main power transistor
MP2 is turned on or off. At light load the regulator is working in two stage
mode, both the second stage and main power transistorMP2 are turned off
and the small sub-power transistor MP1 acts as a pass device. Therefore,
the architecture can be seen exactly like the previous: two stage cascode
compensated with adaptive biasing loop (section 4.3). As load current in-
creases,MP2 is turned on by the second stage and starts to deliver IL to the
output, then the regulator transforms into a three stage structure to three
stage form. As a result, the gain of the CL-LDO is increased, and therefore
the load and line regulation are improved. See equations repeated for con-
venience below.
Load regulation =
VOUT
IOUT
=
ROL
1 +AOLROL
(4.22)
Line regulation =
VOUT
VIN
 gmpROL
AOL
+
1

(
VREF
VIN
) (4.23)
Due to the higher transconductance and reduced output resistance arising
from the high load current, the pole at the output is moved to high frequen-
cies. thus, ensuring the stability.
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Conclusively, moving between two and three stage as a function of the
load current allows improving the load and line regulation without stabil-
ity problems. Furthermore, the area of the sub-power transistor MP1 may
be much less compared to the main power transistor MP2, since it is de-
signed to drive light load currents instead. Therefore, the equivalent gate
capacitance Cpass1 is greatly reduced, and so the regulator’s time response
is much less for driving the pass deviceMP1.
4.4.1 Circuit analysis
In the schematic shown in figure 4.25, the second stage and the main power
transistor are formed byM8 M13 andMP2, respectively.
FIGURE 4.25: Schematic view of Adaptive power transistor.
The second stage or current comparator works as follows:
A fraction of load current IL, which is sensed by M10 and then mirrored
by M8 and M9 is compared with M times the constant current source IX .
AsM12 is designed to source a currentMIX (threshold current), whenever
the current I9 is lower thanMIX , transistorM12 operates in triode region.
Therefore, Vpass2 is approximately equal to VIN , turning the main power
transistor MP2 off. When the current load IL increases, and so I9 = MIX ,
the transistor M12 starts operating in saturation region. Therefore, Vpass2
decreases, turning the main power transistor on. Note that if the load cur-
rent further increase, Vpass2 will proportionally decrease.
Fig. 4.26 is a DC analysis that shows how the output voltage Vout, Vpass1
and Vpass2 are changing as a function of load current IL (from 0 to 100mA).
The dotted line indicates the threshold current  1mA. As seen, when the
load current is smaller than the defined threshold current, the CL-LDO is
operating as two-stage (Vpass2 = V in and Vpass1 # ). Otherwise, when the
load current is higher than the threshold current, it operates in three-stage
mode (Vpass1 = cst and Vpass2 #) . Fig. 4.27 compares the load transient
response with (green) and without (dotted-blue) the adaptive power tran-
sistor circuit technique. The adaptive power transistor shows the better dy-
namic response for the same quiescent current. The undershoot transition
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FIGURE 4.26: V out, V pass1, and V pass2 as a function of
load current for V in = 1:4.
is improved thanks to the smaller area pass device MP1, i.e., the smaller
equivalent gate capacitance Cpass1 (smaller propagation delay). Therefore,
for the same current ICC the gate of the pass device Vpass1 will further de-
crease, giving better magnitude and settling-time. The overshoot transition
is also improved thanks to the smaller capacitance Cpass1 but also by the
adaptive biasing loop which in this case the ratio 1:N is set to 1:150 ( 3x
lower compared to 4.3.) Therefore, for high load conditions the loop band-
width and slew-rate current is higher (higher bias current), giving better
time response during the negative load current step (full load to no load).
FIGURE 4.27: Dynamic response W/ (green) and W/O
(dotted-blue) Adaptive Power Transistor.
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FIGURE 4.28: Zoomed-in view undershoot transition com-
parison: w/ (green) and w/o (dotted-blue) APT.
The compensation capacitor CM can cause slewing effects at the gate of
MP2 that may degrade the overshoot. Next Fig. 4.29 shows the overshoot
transition for different values of CM .
FIGURE 4.29: Overshoot transition for CM = 500fF
(green), CM = 1:5pF (dotted-red) and CM = 3pF (dashed-
orange).
The architecture also includes a capacitor CF in the feedback-resistive
network to improve the stability of the CL-LDO [20]. The parasitic capaci-
tance CGM1 represents the capacitance seen at the gate of the input transis-
torM1 which basically consists of the gate-drain capacitanceCgd multiplied
by the gain acrossM1 (Miller effect). As R1kR2 is moderately high in order
to reduce quiescent current, the feedback pole pF may reside before f0dB ,
and therefore negatively affect the stability of the system.
The capacitor CF creates a left half plane (LHP) zero at medium fre-
quencies. This can be shown by taking the transfer function from Fig. 4.30
which is given by:
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FIGURE 4.30: Feedback-resistive network.
V fb
V out
=
R2
R1 +R2
1 + sCFR1
1 + s(CF + CGM1)R1kR2
(4.24)
Therefore, the zero zF is created which is given by:
zF =   1
CFR1
(4.25)
Furthermore, the feedback pole is moved to lower frequencies.
pF =   1
(CF + CGM1)R1kR2
(4.26)
As the frequency of the LHP zero (zF ) is near to the non-dominant feed-
backpole pF , it cancels its effect, and therefore the frequency response is
improved.
4.4.2 Small-signal AC analysis: Three stage
Due to the architecture transformation, the stability of the three stage CL-
LDO is also analysed. The addition of capacitor CM forms a Nested Miller
Compensation topology [33] [19] which is an extension of the Miller com-
pensation used in two-stage.
FIGURE 4.31: Three-stage APT small-signal modeling.
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8>>>><>>>>:
vingm1 + vcgmc = v1(sC1 +
1
R1
)
v1gm2 = v2(sC2 +
1
R2
) + (v2   vout)sCM
 gmp2v2 + (v2   vout)sCM   gmp1v1 = vout(sCL + 1RO ) + (vout   vc)sCC
(vout   vc)sCC = gmcvc
Solving the four equations system, the transfer function from vout to vin can
be expressed as follows:
vout
vin
=  
DC(1 + s
CC
gmc
)(1  s CMgmp2 )(1 + s
gmp1CM
gmcgm2
)
(1 + sp1 )(1 + s
(R1gmp1+
gmp2
gmc
)CM
gmp2gm2R1
+ s2
(R1gmp1+
gmp2
gmc)
C1CM
gm2(gmcgmp1R1+gmp2)
(1 + sp4 )
(4.27)
WhereDC is the low frequency gain and  is the feedback factor. They
are given as:
DC = gm1gm2gmp2R1R2RO (4.28)
 =
Rf2
Rf1 +Rf2
(4.29)
The four order transfer function has four poles, two left half plane zero
and one right plane zeros. They can be expressed as follows:
p1 =   1
CCgm2gmp2R1R2RO
(4.30)
p2 =   gmp2gm2R1
(R1gmp1 +
gmp2
gmc
)CM
(4.31)
p3 =  gmcgmp1R1 + gmp2
gmp2R1C1
(4.32)
p4 =   gmp2
C2 + CL
(4.33)
zLHP1 =  
gmc
CC
(4.34)
zLHP2 =  
gmp2
CM
(4.35)
zRHP =
gmcgm2
gmp1CM
(4.36)
GBW is the gain-bandwidth which is given as:
GBW = p1DC =
gm1
CC
(4.37)
Furthermore, when the non-dominant poles p2 and p3 are close together,
they form a conjugate pole pair. Therefore, their location is given as:
jp2;3j =  
s
gm2(gmcgmp1R1 + gmp2)
(R1gmp1 +
gmp2
gmc
)C1CM
(4.38)
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and the Quality factor (Q) is given as:
Q =
s
gm2C1gmp22R
2
1
(R1gmp1 +
gmp2
gmc
)CM (gmcgmp1R1 + gmp2)
(4.39)
To validate the given expressions, the stability of the small-signal model
was simulated. The parameters used were extracted from a simulation of
the circuit under maximum load current condition IL = 100mA which are
given below in table 4.5.
Parameters
gm1 200S
gm2 150S
gmc 400S
gmp1 15mS
gmp2 500mS
C1 90fF
C2 20fF
Cc 3pF
CL 100pF
R1 200k

R2 200k

R0 12

 0:5
IL 100mA
TABLE 4.5: Three-stage CL-LDO parameters (full-load).
Next table 4.6 gives the results for several values of CM using the previ-
ous expresions. Fig. 4.32 shows the simulated results for comparison.
CM p1[Hz] jp2;3j[Hz] Q p4[Hz] z1LHP [Hz] z2LHP [Hz] z1RHP [Hz] GBW [Hz]
500fF 1:47k 184M 6 796M 21:2M 159G 62:8G 5:31M
2pF 1:47k 92M 3 796M 21:2M 29:8G 15:7G 5:31M
5pF 1:47k 58M 2 796M 21:2M 15:9G 6:28G 5:31M
TABLE 4.6: pole/zero location varying CM .
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FIGURE 4.32: Three-stage model stability analysis.
The capacitor CM has a strong influence on the Q-factor of the non-
dominant complex poles. Thus, an increase in CM will reduce Q signifi-
cantly, while slightly reducing the !0 (jp2;3j). Therefore, the addition of CM
have a trade-off between the location of the complex poles and a flat re-
sponse. Furthermore, the output pole p4 is pushed to higher frequencies
due to pole-splitting effect. Consequently, compensating the CL-LDO with
larger CL may be easier using compensation capacitor CM .
4.5 Overshoot reduction network
The explanation provided earlier in 2.3.4.2 is repeated here for convenience.
After the maximum overshoot peak, VOUT takes a long time to recover the
regulated voltage (1V ). This is mainly because when fast negative load
current step occurs (full load to 0), the regulator takes some time to react,
and meanwhile the pass device keeps sourcing current which charges the
output capacitor CL (figure 4.33b). Once the regulator responds, the pass
device stop sourcing current. However, as the output capacitor is charged
due to the slowness of the regulator, the output voltagemay not return back
to its targeted voltage until it does not fully discharge (figure 4.33c). As a
consequence, the settling time would depend on the sinking capabilities
the regulator has in order to discharge and slew the output capacitor. In
this particular case, the only path to discharge the capacitor is through the
feedback network, which for quiescent current reasons, only sinks 50nA.
The overshoot reduction network is formed by transistorMp, capacitor
Cp, and resistor Rp (Fig. 4.34). When the current load suddenly decreases,
capacitorCp senses the change in voltage at Vpass2 and it then couples to the
gate ofMp. Therefore, it provides a high current path to quickly discharge
the output capacitor CL (4.33d).
It can be seen in next Fig. 4.35 that the addition of the overshoot re-
duction network yields approximately a 17x reduction in the settling-time.
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(A) IL = cst (B) sudden IL decrease to zero
(C) capacitor discharging only
through feedback network path
(D) capacitor discharging trough
high current path
FIGURE 4.33: Overshoot transition.
The figure also includes the current IMP generated by the overshoot reduc-
tion network. Note that in steady-state, the current flowing throughMP is
around 100nA.
FIGURE 4.35: Overshoot transition w/ (orange) and w/o
(dotted-green) overshoot reduction network.
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FIGURE 4.34: Schematic view of Adaptive power transistor
+ overshoot reduction network.
4.6 Proposed Gm-Boost
As mentioned previously in 4.2, lowering the input impedance of the cur-
rent buffer (transistor M5), the effective slew-rate current may be greatly
increased, allowing better dynamic performance.
Zinbuffer  1
gmc
(4.40)
It is well known that the transconductance can be increased either by in-
creasing the biasing current of the transistor or by increasing the size. Both
approacheswould result in quiescent current and parasitic capacitanceCpass1
increase. The gm-boost proposed in this section allows to substantially en-
hance theM5 transconductance without hardly increase the quiescent cur-
rent.
FIGURE 4.36: Gm-Boost operation.
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The circuit that implements this technique is shown in 4.36. The gm-
boost dynamically sets the bias voltage of transistorsM4 andM5 by means
of transistorsMb1-Mb5, the resistor Rb and the coupling capacitor Cb. The
principle of operation is also illustrated in Fig. 4.36. When the output sud-
denly decreases, the change is sensed by Cb and is then coupled to the gate
of transistor Mb2. Then, transistor Mb2 will source more current, causing
an increase of the voltage Vb2 proportional to the output voltage rate of
change, and therefore, as explained in the following of this section, lower-
ing the gate of the pass deviceMP1.
Commonly, the gm-boost is connected between the source (VC) and the
gate (Vb2) of cascode transistorM5 [16]. However, the capacitor CC would
be used to sense the output voltage changes instead, and therefore the DC
bias of the gm-boost transistor would be forced to operate at VC . Con-
sequently, the dimension and the bias current required may be relatively
large, affecting the efficiency and the loop response time of the gm-boost
(discussed below in design considerations 4.6.1). Connecting the gm-boost
between V out and Vb2 allows independent DC bias, and therefore smaller
transistors and quiescent current. The only disadvantage is that it requires
an extra capacitor Cb for sensing the output voltage changes.
The dynamic response with and without the gm-boost is presented in
Fig. 4.37. As seen, the undershoot is improved 64mV (44%) and the over-
shoot is not affected because of the current buffer that makes the path uni-
directional.
FIGURE 4.37: Dynamic response W/ (purple) and W/O
(dotted-orange) gm-boost.
The increase in Vb2 will attempt to increase the source ofM5 (VC) when
this should decrease (negative feedback). Therefore, the compensation ca-
pacitor will generate more current ((VC   Vout)"). This increase in current
will rise the transconductance ofM5, see Fig. 4.38.
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FIGURE 4.38: Undershoot transition and transconductance
gm5 w/ (purple) and w/o (dotted-orange) gm-boost.
The following Fig. 4.39 shows for both cases (w/ and w/o gm-boost)
the current ICC , the voltage V gs of transistor M5, and the voltage VC , re-
spectively. Note how ICC rapidly increases when the gm-boost is used. This
is because more current is required to lower the voltage VC , due to the in-
crease in Vb2. It can also be observed that at steady-sate the gm-boost acts as
a DC bias circuit (same Vgs for both). Hence, the addition of the gm-boost
does not requires much more current than a common DC bias circuit.
FIGURE 4.39: Undershoot transition w/ (purple) and w/o
(dotted-orange) gm-boost.
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4.6.1 Design considerations
The gm-boost has to be designed with enough magnitude (gain) and band-
width to sufficiently increase the bias voltage Vb2 and to quickly respond
fast output voltage variations, respectively. However, there is trade-off be-
tween gm-boost performance and stability of the system.
Next Fig. 4.40 presents the CL-LDO stability analysis with and without
the gm-boost at high load condition (10mA). Note that when the gm-boost
is used, the loop gain of the main feedback loop (dashed-red) follows the
gm-boost loop gain (dotted-yellow). Consequently, the phase margin is de-
graded 27 compared without gm-boost (blue).
FIGURE 4.40: Stability analysis w/ (dashed-red) and w/o
(blue) gm-boost loop (dotted-yellow) at 10mA load current
condition.
Phase margin as function of gm-boost loop gain is illustrated in Fig.
4.41. As the gain increases (by increasing the mirror ratio G:1), the phase
margin of the main feedback loop decreases. The loop gain and phase of
the gm-boost for different gain magnitude are also depicted in Fig. 4.42.
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FIGURE 4.41: CL-LDO phase margin as function of gm-
boost loop gain at 10mA load current condition.
FIGURE 4.42: Gm boosting loop for different loop gain.
Fig. 4.43 shows how the gm-boost varies as a function of load current.
The loop is mainly affected by the output pole (Vout) and the transconduc-
tance gm5 which varies due to the adaptive biasing loop.
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FIGURE 4.43: Gm-boost loop as a function of load current
at 10mA load current condition.
Furthermore, the gm-boost loop highly affects the PSR, specially at light
load current conditions. This will be shown in more detail in the next fol-
lowing Chapter 5. In addition, the parasitic capacitance at the output node
of the gm-boost Vb2 determines how fast is the loop, i.e., the bandwidth.
Therefore, special care should be taken when sizing transistors Mb3, M4
andM5, since the larger the area, the larger the parasitic capacitance would
be. The parasitic capacitance may affect the bandwidth of the gm-boost
loop in such a way that the loop may be too slow to respond and so give
any improvement. Next Fig.4.44 below shows how the gm-boost perfor-
mance is affected by adding different values of parasitic capacitance at Vb2.
Observe that even small values of parasitic capacitance, directly affects the
dynamic performance.
FIGURE 4.44: Impact of parasitics on Gm-Boost perfor-
mance.
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Parasitic cap. Undershoot
+1fF +2:5%
+3fF +8:75%
+5fF +15%
+10fF +19:8%
+20fF +38:8%
TABLE 4.7: Undershoot increment as function of parasitic
capacitance in the gm-boost output node Vb2.
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Chapter 5
Complete CL-LDO Circuit
Design and Performance
Characterization
The addition of the different techniques presented in Chapter 4 allowed
to reduced the undershoot/overshoot problems down to acceptable lev-
els. This chapter presents the final design of the proposed CL-LDO and
its complete characterization. All simulations have been realized with Ca-
dence and TSMC 40nm Low Power (LP) CMOS technology. The conditions
of each simulation and their considerations are also given.
The required specifications for the CL-LDO are repeated in table 5.1 for
convenience.
Parameters Symbol Min Typ Max Unit
Supply voltage VIN 1:33 1:4 1:47 V
Output voltage VOUT - 1 - V
Drop-out voltage VDO - 400 - mV
Quiescent current IQ - 900 - nA
Load current IL 0 - 100 mA
Edge time trise=fall 0 300 - ns
Current pulse width ILwidth   20   s
Output capacitor CL - 100 500 pF
Load transient regulation VOUT+VOS  7 - +7 %
Phase margin PM 45 - - 
Gain margin GM 10 - - dB
TABLE 5.1: Performance Characteristics of the CL-LDO.
5.1 Final CL-LDO design
The final design is illustrated in Fig. 5.1 bellow. Instead of feedback resis-
tors R1 and R2 (Fig. 4.34), the feedback-network is realized by a string of
four diode-connected pMOS transistors biased in the subthreshold region
to minimize quiescent current as well as silicon area. The size of the key
transistors and the most relevant parameters are demonstrated in table 5.2.
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FIGURE 5.1: Schematic of the complete CL-LDO.
Design
parameters
CC 3pF
CM 2pF
Rb;Rp 10M

Cb;Cp 2pF
N 120
M 150
G 14
M4,M5 6=0:06
Mabl3 1=0:06
MP1 120=0:06
MP2 2200=0:06
TABLE 5.2: Key design parameters.
5.2 Simulation results
5.2.1 Quiescent current
Next table 5.3 summarizes the quiescent current that is consuming each
block of the CL-LDO at no load condition.
Block Quiescent current
Error amplifier 450nA
Gm boosting 150nA
Feedback network 50nA
Overshoot network 100nA
Second stage 100nA
Adaptive biasing loop 50nA
900nA
TABLE 5.3: Quiescent current at no load current condition.
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Fig. 5.2 shows the quiescent current through the entire range of load
current (0 to 100mA). As it can be observed, during two stage operation, the
quiescent current increases as a function of the load current, since the adap-
tive biasing loop senses the current of the pass deviceMP1. When the LDO
enters into three stage operation, the current throughMP1 stops increasing
and the main power transistorMP2 enters saturation region. Therefore, af-
ter this point, the quiescent current remains almost constant. Note that at
maximum load current, the regulator achieves a current efficiency of 99.9%.
The current efficiency is given by:
Current efficiency =
ILOAD
ILOAD + IQ
(5.1)
FIGURE 5.2: Quiescent current as a function of load current
IL. (30 points per decade).
5.2.2 Steady-state performance
As already commented in Chapter 2, there are two important parameters
that define the steady-state LDO output regulation, the line and load regu-
lations.
The load regulation determines the capability of the regulator to main-
tain the output voltage with steady-state variations in load current. Ob-
serve that when the regulator is operating as three stage, the output volt-
age approaches even more to the target voltage, since the open-loop gain is
higher.
The line regulator determines the capability of the regulator to maintain
the output voltage but with steady-state variations in input voltage. Fig. 5.4
represents the line regulator for both no-load and full-load condition of the
capless LDO, 0 and 100mA, respectively. The calculated slope of no-load
condition revels 4:6mV=V while the slope of full-load revels 1:3mV=V .
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FIGURE 5.3: Load regulation response (top) DC gain (bot-
tom) (30 points per decade).
FIGURE 5.4: Line regulation respone (30 points per decade).
Conclusively, the line and the load regulation simulations show how
small impact of the load current and the input variations have over the
steady-state output voltage.
5.2.3 Dynamic-state performance
The transient response was simulated to evaluate both the line and load
regulation in transient conditions. Fig. 5.5 illustrates the load transient
response of the capless LDO. As expected, the output voltage suffers an
overshoot to the 100mA! 0 load current transition, and undershoot to the
0 ! 100mA load current transition. The maximum overshoot and under-
shoot are 60mV (6%) and  70mV ( 7%), respectively. The settling-time
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measured with approximately 0% of error is 5:6s for the output voltage
overshoot and 75ns for the output voltage undershoot case.
FIGURE 5.5: Load transient response.
FIGURE 5.6: Zoomed-in view of the undershoot transition.
The line transient response is simulated in no-load condition (Fig. 5.7),
changing the input voltage between V in = 1:3 and V in = 1:5 within 10s
edge time. The result shows a maximum positive and negative voltage
spike of 25mV and 5mV , respectively.
5.2.4 Stability
The loop gain and phase of the CL-LDO voltage regulator for different load
current conditions are shown in Fig. 5.8. The output capacitance is fixed
to the maximum value 500pF which is the worst-case scenario. At no-load
condition, the regulator achieves a minimum loop gain of 40dB. When
the load current raises, the loop gain increases to approximately 100dB.
The phase and the gain margin are shown in Fig. 5.9. It shows that at
no-load condition the phase margin and the gain margin are around 100
and 110dB, respectively. However, as the load increases, the phase margin
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FIGURE 5.7: Line transient response.
decreases because of the gm-boost loop and the three-stage operation. Usu-
ally in LDO (two-stage) the worst-case scenario is given at minimum load
current condition (as discussed in 2.3.2), because it is the point that both
low-frequency poles (dominant and non-dominant) are closer together.
The gain-bandwidth (GBW) as a function of load current is shown in
Fig. 5.10. The GBW is increased with the load current IL due to the rise in
the current bias of the error amplifier caused by the adaptive biasing loop
which increases the transcondutance gm1. See GBW equation repeated for
convenience.
GBW =
gm1
CC
(5.2)
Conclusively, the CL-LDO stability is ensured for all load current con-
ditions as the phase and gain margin are always greater than 55 and 28dB,
respectively.
FIGURE 5.8: Frequency response over different load current
IL (30 points per decade).
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FIGURE 5.9: Phase and gain margin over different load cur-
rent IL (30 points per decade).
FIGURE 5.10: Gain-bandwidth over different load current
IL (30 points per decade).
5.2.5 Power supply rejection
The PSR for all load current condition from 0 to 100mA is presented in Fig.
5.11. At low frequencies, the difference between PSR curves is approxi-
mately 6dB. At higher frequencies (@10kHz) and specially for light load
current conditions, the PSR rapidly deteriorates. This is because the noise
coming from supply is coupled through the source of transistor Mb2 and
then amplified by the gm-boost loop gain.
In order to see how the gm-boost affects the PSR, a comparison is made
with (Fig. 5.11) andwithout (Fig. 5.12) it. As it can be observed, during light
load current conditions, i.e., when the regulator is in two stage operation,
the PSR greatly differs between them. In two stage mode, the maximum
value of PSR is -5dB with the gm-boost and -20dB without. On the other
hand, when the regulator is in three stage mode, without the gm-boost
it gives <-40dB until 1MHz; with gm-boost  40dB are achieved around
100kHz.
Fig.5.13a and 5.13b show the loop gain of the gm-boost loop (dashed-
blue), the PSR with (black) and without (dotted-red) the gm-boost for light
and high load current conditions, respectively. Note that whenever the gm-
boost is used, the PSR will follow its loop gain.
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FIGURE 5.11: PSR with gm-boost.
FIGURE 5.12: PSR without gm-boost.
(A) Low load current 10A (B) High load current 100mA
FIGURE 5.13: Gm-boost loop gain (blue), PSRW/ gm-boost
(black), and PSR W/O gm-boost (red).
Fig.5.14 presents the PSR with the source of Mb2 isolated from V in, as
seen, the PSR is hardly affected by the gm-boost loop gain, since there is no
other significant path in the gm-boost where the supply noise can couple.
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FIGURE 5.14: PSR withMb2 source isolated from the input
voltage.
5.2.6 Monte Carlo analysis
Monte Carlo (MC) analysis is also performed in order to demonstrate the
behavior of the CL-LDO under random fabrication process imperfections
and mismatch effects.
Fig. 5.15 shows the Monte Carlo analysis of the quiescent current IQ for
both no-load and full-load conditions.
(A) no-load IL
(B) full-load IL
FIGURE 5.15: Quiescent current (500 samples).
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As it can be observed, both parameters are quite sensitive to mismatch
effects and process variations, especially at full-load current condition. These
variations are mainly caused by the current comparator (second stage) and
the adaptive biasing loop mismatch. Thus, the more activated the block
(high current load), the higher the sensitivity of the quiescent current.
Fig. 5.16 illustrates the Monte Carlo analysis of the load transient response.
A zoomed-in view of the undershoot transition is depicted in Fig. 5.17 for
better visualization. In addition, Fig. 5.18 presents the overshoot and un-
dershoot percentage of variation. As seen, their magnitudes are slightly
aggravated. The worst-case overshoot/undershoot given in the analysis
are 7:8% for both. However, as seen in Fig. 5.19, the DC output appears
to be considerably more sensitive to mismatch effects. This is because of
variations in the feedback network and specially in the input differential
pair.
FIGURE 5.16: Load transient response (200 samples).
FIGURE 5.17: Zoomed-in view undershoot (200 samples).
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(A) Overshoot (%)
(B) Undershoot (%)
FIGURE 5.18: Undershoot/Overshoot (%) (500 samples).
(A) no-load IL
(B) full-load IL
FIGURE 5.19: Output DC offset (%) (500 samples).
5.2. Simulation results 71
The Monte Carlo analysis of the frequency response for no-load (0) and
full-load (100mA) current conditions are presented in Fig. 5.20. The gain
and phase margin for both current load conditions are also given in Fig.
5.21 and 5.22, respectively.
As it can be seen, at full-load current condition the low frequency gain and
the dominant pole are very sensitive to mismatch effects and process vari-
ations. This is due to variations in the bias current of the error amplifier
that change the EA output resistance. As already commented above, these
variations are mainly caused by the current comparator and the adaptive
biasing loop mismatch, Consequently, the dominant pole (p1) and the DC
gain are variable in a range of 60-120, and 20Hz-30kHz, respectively
The phase DC value fluctuates between 0 and 180 at full-load case. It
is due to the fact that there are other loops in the circuit that the stability
analysis does not take into account such as the positive feedback. How-
ever, this is just an interpretation of the simulator and has no effect on the
analysis and result.
Some samples of the phase margin for full-load condition fall below 60,
whichmight be problematic. However, it remains above 45, which ensures
the stability.
(A) no-load IL
(B) full-load IL
FIGURE 5.20: Frequency response over different load cur-
rent IL (200 samples).
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(A) no-load IL
(B) full-load IL
FIGURE 5.21: Phase margin (500 samples).
(A) no-load IL
(B) full-load IL
FIGURE 5.22: Gain margin (500 samples).
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The Monte Carlo analysis of the PSR for no-load and full-load condi-
tions are shown in Fig. 5.16 and 5.17, respectively. At no-load condition,
the DC PSR presents a variation range around 8:5dB and all samples start
to approach to each other as the frequency increases, except for the range
10kHz-10MHz.
FIGURE 5.23: PSR no-load current condition.
At Full-load condition, the PSR is quite sensitive to mismatch effects
and process variations. The DC PSR presents a variation range of 15dB.
However, all samples start to approach to each other as the frequency in-
creases.
FIGURE 5.24: PSR full-load current condition.
5.2.7 Performance summary
The design specifications previosuly introduced at the beginning of this
chapter, were all met. Table 5.4 summarizes and compares with the most
relevant published works the overall performance based on the typical sim-
ulation results.
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Parameters This Work [9] [40]
Y ear 2016 2013 2015
Technology 40nm 60nm 130nm
Pass device CS CS CS
VIN(V ) 1:4 1:2 1
VOUT (V ) 1 1 0:8
VDO(mV ) 400 200 200
VOUT (mV ) 70(7%) 68(7%) 120(15%)
ILmax(mA) 100 100 100
ILmin(A) 0 0 1
IQuiescent(A) 0:9 0:9 2:9
COUT (pF ) 500 100 100
trise(ns) 300 300 800
tsettle(s) 5:6 5 1:7
PMmin(
) 55 - -
GMmin(dB) 28 - -
FOM1(ps) 0:003 0:0006 0:0035
FOM2(mV ) 0:0006 0:0006 0:0017
TABLE 5.4: Performance comparison of the proposed CL-
LDO with most relevant published works.
5.2.8 Extreme case Load transient regulation
Usually, the main purpose for an LDO is the ability to supply low-voltage
digital circuitry.
For simulation purpose a load of 20k logic gates (AND) switching si-
multaneously with a 5MHz clock was modeled. Table 5.5 compares the
current pulse characteristics of this digital model to the one given in table
5.1 at the beginning of this Chapter.
Parameter Digital Model Proposed 5.1
Max current spike 23mA 23mA(100mA)
trise=fallmin 550ps 69ns(300ns)
Pulse width 90ns 20s
TABLE 5.5: Comparison between digital model and pro-
posed pulse currents.
Evidently, the load current characteristics of this model will produce
worse response in the CL-LDO. Compared to the characteristics given in
table 5.1, the rise/fall time trise=fall is 125 times faster and the pulse width
is 220 times reduced.
Even given these circumstances, the output voltage only fluctuates be-
tween 1:12V and 930mV , as shown in next Fig. 5.25.
When the current load suddenly decreases and remains to 0, the out-
put voltage needs long time to recover to the target voltage (1V ), since the
current injected by the overshoot reduction network is much less due to
slewing effects at the gate of the pass deviceMP2 (Vpass2).
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FIGURE 5.25: Load transient response with digital model:
Vout (top) and current pulses (bottom).
A zoomed-in view of the first two current pulses is illustrated in Fig.
5.26 below.
FIGURE 5.26: Load transient response zoomed-in view of
the first two current pulses.
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6.1 Summary and conclusions
In this thesis work the design and limitations of capacitor-less LDO regula-
tors were analyzed. A regulator has to be able to regulate the output voltage
under fast variations in the load current as well as in the input supply with
extremely low power consumption. The specifications were defined based
on the State-Of-The-Art research. Several published techniques were care-
fully analyzed, simulated and used in order to achieve a CL-LDO that meet
the targeted performance.
The small-signal behavior of the regulator for both modes of operation
(two-stage and three-stage) has been accurately analyzed as well as verified
by both simulation and calculation. Based on the three-stage small signal
model, a Nested-Miller compensation which can reduce the Q-factor signif-
icantly is proposed. Furthermore, the large-signal analysis to fast load cur-
rent transitions is also given for both the undershoot and overshoot where
a Gm-Boost circuitry is proposed to improve the undershoot.
The CL-LDO was designed in TSCM 40nm Low Power (LP) CMOS
technology. The simulated results shows that the regulator achieves the
given specifications. With this performance, the proposed CL-LDO regula-
tor could provide a viable solution for low-voltage, low power consump-
tion, SoC applications, while reducing overall cost.
6.2 Future work
Due to the time limit and the different possible combinations of trade-offs,
several aspects of this work have not been fully improved. The main rele-
vant are mention in the following.
• PSR response) TheGm-Boost highly affects the PSR response atmedium/high-
frequencies.
• P-V-T simulation ) The final design behavior must be validate over
process corners, temperature and supply variations.
• Adaptive biasing loop and current comparator) They are very sensitive
to process parameters variations andmismatch. Theymay further im-
proved by increasing the dimension of the transistors (rises a problem
of dynamic performance).
Additionally, current replica mirror [29] can be added to ensure that
pass deviceMP1 and the mirror transistorsMabl1, andM10 are in the
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same region of operation (V gs and V ds for both devices are equal).
However, it requires more area and current consumption.
• Output offset ) The DC output is quite sensitive to mismatch effects
due to variations in the feedback network and specially in the input
transistorsM1 andM2.
• Over-voltage protection ) An increased in the input voltage is a seri-
ous issue of the breakdown limits of the transistors, especially for the
thin-gate-oxide which have lower breakdown voltage. To solve this
problem, controlled cascode thick-gate-oxide transistors can be added
in series to reduce the voltage drop [36]. The disadvantages are that
it requires additional circuitry to control the cascodes as well as the
performance of the regulator may be affected. Other solution exists
such as, using a switching regulator to supply the LDO, this would
bring down the power supply so reducing the operating voltage of
the LDO. However, this would lead to area and cost increased.
• Gm-Boost loop response time) The bandwidth of the gm-boost is very
sensitive to parasitics, specially at Vb2.
• Nested-Miller compensation) The proposed capacitorCM causes slew-
ing effects at the gate of the pass deviceMP2 which degrade the over-
shoot and the settling-time. Cascode compensation can be used in-
stead, by adding cascode transistors into the second stage (current
amplifier). Therefore, as already explained in section 4.2, the capac-
itor is isolated from the output node to the gate of the pass device
V pass2.
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